Abstract-Compliant off-chip interconnects as the first-level and second-level compliant interconnect structures are able to accommodate the differential displacement between the die and the substrate or between the substrate and the board due to their high in-plane and out-of-plane compliance. This paper presents experimental and simulation results of drop testing of silicon substrates with micro-scale copper compliant interconnects assembled on organic boards. The micro-scale copper compliant interconnects in this paper are three-arc-fan compliant interconnects with arcuate beam width equal to 10, 15, and 20 µm, respectively. The samples with three-arc-fan compliant interconnects were subjected to drop tests at varying drop heights ranging from 20 to 50 cm in steps of 10 cm. The experimental and simulation results were compared against the corresponding results obtained from the samples assembled with the solder ball interconnects. Through drop-test experiments and simulations, it is shown that the three-arc-fan compliant interconnects when scaled down in size and fabricated through copper electroplating process are able to isolate the strain transferred from an organic board to a silicon substrate, and that the impact isolation increases with the increased compliance of the interconnects.
I. INTRODUCTION
T HE 3-ARC-FAN compliant interconnect and various other types of compliant interconnects have been pursued in universities and industry [1] - [9] . These compliant interconnects have at least one of the following limitations: low in-plane and out-of-plane compliance, non-uniform planar compliance, high electrical parasitics, difficult assembly, nonstandard fabrication processes, non-uniformity in dimensions, etc. The 3-Arc-Fan compliant interconnect [10] has three electrical paths from the substrate pad to the solder ball to the board pad, as shown in Figure 1 . This design can increase the mechanical compliance but also guarantee relatively good electrical performance. The fabrication uses standard photolithography and plating processes, and the resulting interconnects are uniform in shape and dimensions. The 3-Arc-Fan interconnect through its central pad facilitates targeted solder wetting and easy assembly process. The compliant interconnects have very high compliance values in the in-plane and out-of-plane directions, and thus can mechanically decouple the die from the substrate and/or the substrate from the board if used as the interconnections. This decoupling can significantly reduce the strain transfer between the die and the substrate or the substrate and the board under drop conditions. In addition, the compliant interconnects will also be able to accommodate the differential displacement due to coefficient of thermal expansion mismatch between the die and the substrate or the substrate and the board. Therefore, the compliant interconnects can potentially replace solder balls as first-level and second-level interconnects.
The handheld electronic products like mobile phones, wearable devices, cameras, calculators, etc. are ubiquitous and portable. Such products are subjected to drops during normal use. In such drops, unless the critical components are not sufficiently protected, the components will easily fail. Thus, a technology that is able to significantly reduce the strains and stresses in the components by isolating the strain transfer through compliance should be developed. The impact isolation performance of the scaled-up polymer 3-Arc-Fan compliant interconnects has been pursued in our previous work [11] and it was shown that the 3×3 area array of the scaled-up polymer 3-Arc-Fan compliant interconnects is able to isolate the impact by one order.
The theoretical compliance analysis of the 3-Arc-Fan compliant interconnect has been presented in one of our published papers [10] . This paper presents experimental and numerical simulation results of drop testing of assemblies with micro-scale copper compliant interconnects and shows that an area array of 3-Arc-Fan compliant interconnects is able to isolate the strain transferred from an organic board to a silicon substrate under drop-impact loading. The overall design of the samples was based on the JEDEC [12] standard for the board-level drop test, and the samples were subjected to drop testing. In parallel to experimental drop tests, simulations were carried out in ANSYS using Input-G method. The Input-G method uses an implicit finite-element simulation solver and uses displacement as input boundary condition for implicit simulations. The displacement is obtained by integrating twice the measured acceleration. The Input-G method has been widely applied in the study of board level drop test and simulation of chip-scale packages (CSPs) [13] - [17] .
The drop-test data for 3-Arc-Fan compliant interconnects was compared against the drop-test data for solder ball interconnects, and the experimental results were also compared against the results from finite-element simulations. It is shown that the area-array of 3-Arc-Fan compliant interconnects can be used as an effective impact isolator. In addition to microelectronic packages, the developed compliant interconnects can find application in MEMS packaging to be able to isolate the devices from external vibration and impact conditions, in addition to providing electrical connectivity to the devices.
The 3-Arc-Fan compliant interconnects discussed in this paper were used as the second-level compliant interconnects. Therefore, "board-to-substrate" was used throughout this paper, while we use "substrate-to-die" when referring to the first-level interconnects.
II. EXPERIMENTAL DROP TESTING

A. Sample Fabrication and Assembly
Copper compliant interconnects were fabricated on silicon wafers at a pitch of 400μm, through sequential cleanroom fabrication processes [18] , as shown in Figure 2 . The dimensions of the fabricated copper compliant interconnects were based on a multiobjective design optimization [19] . A titanium-copper seed layer was sputtered onto a clean wafer and a first-layer dry-film photoresist was then laminated. The photoresist was exposed to get the pattern for the annular substrate pad which was followed by the electroplating of the annular substrate pad. A second titanium-copper seed layer was then sputtered onto the wafer and a second-layer photoresist was laminated. The photoresist was then patterned for the interconnect. After electroplating the interconnect, a third-layer photoresist was laminated to define the trench for the solder. A short copper column and then solder were then electroplated which was used for the assembly. The presence of the copper column would ensure that the solder would not wet the arcuate beams during reflow assembly. The photoresist layers and the seed layers were sequentially removed resulting in free-standing interconnects. The last step which is optional is the reflow of the electroplated solder to form the solder ball. The solder used in this work is the eutectic tin-silver (Sn3.5Ag) solder with a melting point of 225°C.
Once processed, the silicon wafer was then diced into 18mm × 18mm × 0.675mm substrates with each substrate having a uniform array of identical 3-Arc-Fan interconnects. The silicon substrates were then assembled on organic FR-4boards (132mm × 77mm × 1mm) through solder reflow, as shown in Figure 3 . Spacers that can pre-determine the interconnect stand-off were used during the assembly. The assembled samples were inspected via non-destructive methods such as visual examination under X-ray and electrical measurement using designed daisy chains, to ensure that the silicon substrate was properly mounted on the organic board.
B. Experimental Setup
An Instron Dynatup 8250 drop weight impact tester was used to conduct the drop tests. A drop test fixture was designed and fabricated according to the JEDEC standard. The fixture was bolted onto the crosshead of the Instron machine, as shown in Figure 4 .
A bi-axial tee-rosette strain gauge was attached on top of the free surface of the organic board. Another bi-axial tee-rosette strain gauge was attached on the silicon substrate. In addition, a unidirectional piezoelectric accelerometer was mounted next to one of the holes, to measure the input acceleration as well as the impact pulse generated during the actual drop event.
The acceleration profiles were used to generate input boundary conditions necessary to conduct finite-element simulations using the Input-G method. In Figure 5 , ε 1 and ε 2 together refer to the bi-axial tee-rosette strain gauge attached at the center of the board. ε 1 measures the normal strain in X direction, while ε 2 measures the normal strain in Y direction. ε 3 and ε 4 together refer to the bi-axial tee-rosette strain gauge attached at the center of the silicon substrate. ε 3 measures the normal 
C. Input and Post-Test Calculation
The four strain gauge outputs and the accelerometer readings were collected independently using National Instruments Analog-to-Digital Convertor (ADC) voltage module with four simultaneous channels. Multiple drop tests were conducted at the same height for the same sample to ensure that the acceleration data and strain data collected are consistent at a specific drop height. The voltage module was interfaced with LabVIEW, which allowed collection of output voltage data. The voltage data was then converted to strain and acceleration values using an appropriate relation for the strain gauges and the accelerometer.
D. Measured Acceleration Data
Drop tests were conducted from different drop heights, ranging from 20cm to 50cm in steps of 10cm. The drop height of the fixture was controlled and the impact acceleration was recorded. Additionally, a cushioning material was used to damp the impact of the drop test fixture with the safety stops. Figure 6 shows the acceleration plots obtained from the accelerometer during the actual drop events for drop heights from 20cm to 50cm. Table 1 shows the averaged measured peak accelerations for different drop heights during the drop testing of the 3-Arc-Fan compliant interconnect samples. The peak acceleration was found to increase monotonically from a low value of 1263m/s 2 for a drop height of 20cm to 2787m/s 2 for a drop height of 50cm, and was independent of the samples tested. The acceleration data was used to generate input boundary conditions necessary to conduct finite-element simulations using the Input-G method.
E. Measured Strain Data From Drop Tests
The drop tests were carried out for the samples assembled using the 3-Arc-Fan compliant interconnect with the arcuate beam width equal to 10μm, 15μm and 20μm. Figure 7 shows the strain data plots calculated from the strain output data recorded by the strain gauges at drop height equal to 30cm for the 3-Arc-Fan compliant interconnect with the arcuate beam width equal to 10μm. Due to space constraints, strain data plots for only 30cm drop are presented here, and the results for other drop heights are summarized in Table 2 . It can be seen that ε 1 and ε 3 are more distinct than ε 2 and ε 4 , because 1) ε 1 and ε 3 measure the normal strain values in the longitudinal direction which are more dominant during the drop tests; 2) the organic board's longitudinal dimension is almost twice as much as its transverse dimension, and thus, upon impact and subsequent vibrations, the deformation of the board in the longitudinal direction is more dominant than its deformation in the transverse direction. The sign and magnitude of ε 2 are controlled by the combination of the Poisson's effect which results in the opposite sign of ε 1 and the deformation in the transverse direction which results in the same sign of ε 1 ; 3) ε 4 which measures the normal strain in the transverse direction on the silicon substrate is very small due to the vibration isolation characteristic of the compliant interconnects, and is indistinguishable from the noise. Therefore, ε 1 and ε 3 were selected for all the drop tests to demonstrate the vibration isolation characteristic of the 3-Arc-Fan compliant interconnect, and the board-to-substrate strain ratios at the first and second peaks were calculated to quantify the isolation factor. Table 2 shows the average peak microstrain values of ε 1 and ε 3 for drop tests of the sample with 10μm beam width 3-Arc-Fan compliant interconnect at different drop heights, Figure 8 shows the strain data plots calculated from the strain output data recorded by the strain gauges at drop height equal to 30cm for the 3-Arc-Fan compliant interconnect with the arcuate beam width equal to 15μm. Table 3 shows the average peak microstrain values of ε 1 and ε 3 for drop tests of the sample with 15μm beam width 3-Arc-Fan compliant interconnect at different drop heights, and the ratios of the board to substrate strain magnitudes at the 1 st and 2 nd peaks. The average board-to-substrate strain magnitude ratio was calculated as 15.10 and 9.53. Figure 9 shows the strain data plots calculated from the strain output data recorded by the strain gauges at drop height equal to 30cm for the 3-Arc-Fan compliant interconnect with the arcuate beam width equal to 20μm. Table 4 shows the average peak microstrain values of ε 1 and ε 3 for drop tests of the sample with 20μm beam width 3-Arc-Fan compliant interconnect at different drop heights, and the ratios of the board to substrate strain magnitudes at the 1 st and 2 nd peaks. The average board-to-substrate strain magnitude ratios were calculated as 10.23 and 7.01.
1) Arcuate Beam Width Equal to 10μm:
3) Arcuate Beam Width Equal to 20μm:
4) Solder Ball Interconnects:
The drop tests for the sample using traditional Sn3.5Ag solder ball interconnects were also conducted at different drop heights. Traditional solder ball interconnects do not use any compliant structure to support the solder, and thus, are expected to have low strain transfer ratio. The height of the solder balls is equal to the standoff of the compliant interconnects and the maximum diameter of the solder balls is equal to the footprint of the compliant interconnects. The normal strain values on both the organic board and the silicon substrate at the same location were also recorded, in order to compare against the results obtained from the 3-Arc-Fan compliant interconnect samples. Figure 10 shows the strain data plots calculated from the strain output data recorded by the strain gauges at drop height equal to 30 cm for the sample using solder ball interconnects. Table 5 shows the average peak microstrain values of ε 1 and ε 3 for drop tests of the sample using solder ball interconnects at different drop heights, and the ratios of the board to substrate strain magnitudes at the 1 st and 2 nd peaks. The average board-to-substrate strain magnitude ratios were calculated as 2.29 and 2.46.
5) Comparison Among Different Interconnects:
The board-to-substrate strain magnitude ratios for compliant interconnects with different arcuate beam width values and solder ball interconnect are summarized and compared in Table 6 . The board-to-substrate strain ratios at the 1 st peak for the compliant interconnects with arcuate beam width equal to 10μm, 15μm and 20μm are 23.13, 15.10 and 10.23, respectively, which are significantly greater than the ratio when the solder balls are used as the interconnects which is 2.29. The board-to-substrate strain ratios at the 2 nd peak for the compliant interconnects with arcuate beam width equal to 10μm, 15μm and 20μm are 21.55, 9.53 and 7.01, respectively, while the ratio is only 2.46 when the solder balls are used as the interconnects. It can also be seen that the more compliant the interconnect is, the greater the board-to-substrate strain ratio will be, and thus, can better isolate the strain transfer from the board to the substrate.
III. DROP-TEST SIMULATION
A. Simulation Boundary Conditions
In addition to experiments, numerical simulations were carried out to determine the strain transfer ratio under drop conditions from different heights. As the first step, the measured acceleration curves were integrated twice to obtain the displacement curves which were used as the input boundary conditions in the finite-element simulations using the Input-G method. Figure 11 shows the displacement boundary condition curve for the drop tests at drop height equal to 30cm. The finite-element simulations were carried out using the ANSYS implicit solver.
B. Interconnect Representation for Simulations
The geometry of this model consists of about 2000 compliant interconnects at a 400-μm pitch on the 18mm×18mm silicon substrate; and about 500 compliant interconnects if a quarter-symmetry is used. The feature dimensions of the quarter-symmetry model ranging from 10μm (arcuate beam width) to 66mm (half substrate width) make the mesh size Fig. 11 . Displacement boundary condition curves for three 30cm drop test events control relatively difficult for this 3D problem, and will typically require more than 2 million elements for a quartersymmetry model.
The mechanical compliance of the 3-Arc-Fan interconnects is the primary reason that the substrate is mechanically decoupled from the board, and thus, a much simpler column-like geometry with the same in-plane and out-of-plane compliance values was used to replace the 3-Arc-Fan interconnect in the ANSYS model. The complex 3-Arc-Fan interconnect was replaced with an equivalently compliant short column with its diameter D equal to the interconnect footprint and its height h equal to the interconnect stand-off. The reason why a short wide column was chosen instead of a long slender one is that the elements for the short wide column will be of the size that can be easily meshed. A circular column was selected because the in-plane compliance of the 3-ArcFan interconnect is almost orientation independent [10] . Since the compliance property of the 3-Arc-Fan interconnects is the fundamental reason why the substrate is mechanically decoupled from the board, the Young's modulus, Poisson's ratio and shear modulus of the equivalent column were selected to mimic the out-of-plane and in-plane compliance values of the original 3-Arc-Fan interconnect. In order to eliminate the Poisson's effect, it is reasonable to assume that its Poisson's ratios in all directions are very small and equal to each other, ν = ν 0 1. Thus the out-of-plane (z-direction) compliance value of the column can be readily calculated as
where h is column height, A cross-sectional area and E z the Young's modulus in z-direction. From equation (1), E z can be obtained if C out−of−plane is given, and E x , E y are assumed to be equal to E z for simplicity. As for the in-plane compliance, if y-direction is taken for example, the compliance value is only relevant to E z and G yz when ν 1. Thus, the in-plane (y-direction) compliance value can be calculated as
by using Energy Method, where G yz is shear modulus in y-z plane and 32 37 π G yz R 2 is shear stiffness for a circular column. From equation (2), G yz can be obtained if C in−plane is given, and G xz is equal to G yz . G xy is assumed to be equal to G yz for simplicity.
C. Simulation Results and Discussion
For the one-quarter model, the symmetric boundary conditions were applied as u x = 0 along the edge x = 0 and u y = 0 along the edge y = 0, shown in Figure 12 . The displacement boundary conditions obtained from the double integral of the measured acceleration data were applied by using the Input-G method. The 3-Arc-Fan compliant interconnects were replaced by the equivalent short columns with the same inplane and out-of-plane compliance values. The model used for simulation was created using SOLID185 elements and there were approximately 180000 elements in total. The mesh size control for the finite element model is shown in Figure 13 .
The simulated peak microstrain values of ε 1 and ε 3 for drop tests of the samples with different interconnects at different drop heights, and the board-to-substrate strain ratios at the 1 st and 2 nd peaks are presented in Table 7 through Table 10 . It can be seen that the simulations have similar strains on the substrate and the board as in experiments, as well as similar strain ratios as in experiments. However, the simulations were not able to converge for the models using compliant interconnects with 10μm and 15μm arcuate beam width at 50cm drop height due to large deformation of interconnects. Table 11 and Table 12 , as well as Figure 14 and Figure 15 , compare the board-to-substrate strain ratios obtained from both experiments and simulation. Both experiments and simulation show that the 3-Arc-Fan compliant interconnect have much greater board-to-substrate strain ratios than the solder ball interconnects, and that the more compliant the interconnect is, the higher the board-to-substrate strain ratio will be. The results obtained from the simulations based on the simplified model match the experimental data very well in terms of both strain values and board-to-substrate strain ratios.
The reported results show that the area-array of 3-Arc-Fan compliant interconnects can be used as effective impact isolator.
IV. CONCLUSION In this work, 3-Arc-Fan compliant interconnects were fabricated, assembled and drop-tested for heights ranging from 20cm to 50cm. Three different interconnect arcuate beam widths, namely 10μm, 15μm, and 20μm, were tested. In all tests and simulations, it is seen that the interconnects are able to isolate the strain transfer from the board to the substrate. The board-to-substrate strain ratio could be as high as 22.12. It is seen through this work that as the compliance increases, the isolation effect also increases, and thus the strain isolation also increases. In contrast, solder interconnects, used in common microsystem applications, are not able to isolate the substrate from the board, and the board-to-substrate strain ratio is less than 2.5 indicating the extremely low compliance of solder interconnects. Thus, an area-array of 3-Arc-Fan compliant interconnects, in addition to serving as electrical interconnects, can also be effectively pursued as a mechanical drop-impact isolator for microelectronic and MEMS applications.
